

REMARKS

Claims 1-6 and 8-14 stand rejected under 35 USC §103(a) as being unpatentable over Bickle et al. publication entitled "Differential Effective Lapse Time Accumulator (Delta) in view of "How Debuggers Work" by Rosenberg. Claim 8 stands rejected under 35 USC §103(a) as being unpatentable over Bickle and Rosenberg further in view of Hawley et al, U.S. patent 5,533,192.

Claims 1, 2, 9, 6, 11, and 14 have been amended to more clearly state the invention. Reconsideration and allowance of each of the pending claim 1-14, as amended, is respectfully requested.

The Bickle et al. publication entitled Differential Effective Lapse Time Accumulator (DELTA) discloses a test tool, DELTA, applied to processors whose address bus and control signals are defined as conditions and timing measurements are taken between address (breakpoint) A and address B or to count the number of times the processor executes a particular bus state. The tool allows the measurement of system performance in two areas: (1) instruction cycle time measurement and (2) program execution time, instruction count and busy state time measurement.

"How Debuggers Work" by Rosenberg discloses hardware debugger facilities, at pages 39-40 states the minimum basic requirements a debugger place on underlying hardware are 1. A way to specify a breakpoint such that when the processor reaches this location, execution will stop. 2. A notification system, also called an interrupt or a trap, that will notify the operating system (and thereby the debugger) that an important event has occurred with respect to the running process. 3. The ability to read

and write directly out of and into the hardware registers when the interrupt occurs; this includes the program counter register.

Hawley et al, U.S. patent 5,533,192 discloses a program debugging system having a core unit that includes a plurality of debugger memory areas, each uniquely associated with a corresponding one of a plurality of debuggers. The core unit responds to an exception condition by selecting one debugger from the plurality of debuggers, selection being made by determining which one of the debuggers is associated with the program exception. Then, computer state information and debugger state information are stored into a selected one of the debugger memory areas that is exclusively associated with the selected debugger, and the selected debugger is activated. A new debugger may register with the core unit, so that the new debugger is added to the plurality of debuggers. The activated debugger may send a debugging command to the core unit, which responds by updating debugger state information based on the received debugging command, and storing the updated debugger state information into the selected debugger memory area. When a debugger relinquishes control of the computer, the core unit retrieves the updated debugger state information from the selected debugger memory area, and controls the hardware resources in accordance therewith. If the updated debugger state information includes an indication that a breakpoint is set, the core unit sets a breakpoint that includes information associating the set breakpoint with the selected debugger. When the breakpoint is triggered, the core unit identifies from the breakpoint information which of the debuggers the breakpoint is associated with, and activates the identified debugger.

The present invention provides enhanced breakpoint based performance measurement. The present invention enables improved timing of a particular function, and to count selected programmable events during the execution of a function with a breakpoint manager and performance measurement program in accordance with the preferred embodiment. The value in a breakpoint instruction in accordance with the preferred embodiment essentially selects which of the possible types of events are to be counted with the programmable processor event counters.

Applicants respectfully submit that one of ordinary skill in the art would not have been led to the claimed invention by the reasonable teachings or suggestions found in the prior art, including the Bickle, Rosenberg, and Hawley references, as now recited in independent claims 1, 6, and 11, as amended.

To establish a prima facie case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed combination and the reasonable expectation of success must both be found in the prior art, and not based on applicant's disclosure. See MPEP §2143.

Applicants respectfully submit that the rejection of claims 1-6 and 8-14 under 35 USC §103(a) fails to meet this first criteria and third criteria. Applicant respectfully submits that there is no suggestion or motivation in the Bickle, Rosenberg,

and Hawley references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings.

None of the Bickle, Rosenberg, and Hawley references disclose or remotely suggest the programmable processor counters, as defined by independent claims 1 and 6 to include processor cycles and cache misses, or by independent claim 11 to include processor cycles and translation lookaside buffer misses, nor the steps of starting said defined set of hardware counters, responsive to said generated start processing instruction; and executing the hardware instructions and suspending processing of the hardware instructions and stopping said defined set of hardware counters, responsive to executing said end breakpoint instruction as taught and recited in each of the independent claims 1, 6, and 11, as amended.

Thus, each of the independent claims 1, 6, and 11, as amended, is patentable.

Dependent claims 2-5, 7-10, and 12-14, as amended, respectively depend from patentable claims 1, 6, and 11, further defining the invention. Each of the dependent claims 2-5, 7-10, and 12-14, as amended, is likewise patentable.

Applicants have reviewed all the art of record, and respectfully submit that the claimed invention is patentable over all the art of record, including the references not relied upon by the Examiner for the rejection of the pending claims.

It is believed that the present application is now in condition for allowance and allowance of each of the pending claims 1-14, as amended, is respectfully requested. Prompt and favorable reconsideration is respectfully requested.

Serial No. 10/616,525

If the Examiner upon considering this amendment should find that a telephone interview would be helpful in expediting allowance of the present application, the Examiner is respectfully urged to call the applicants' attorney at the number listed below.

Respectfully submitted,

S-signature by

_____/Joan Pennington/_____
By: Joan Pennington
Reg. No. 30,885
Telephone: (312) 670-0736

March 14, 2007